Claims

We claim:

- 1 1. An electronic structure, comprising:
- a semiconductor substrate having a first electrically conductive pad thereon;
- an organic substrate having a second electrically conductive pad thereon, wherein a
- 4 surface area of the first pad exceeds a surface area of the second pad; and
 - a solder member electrically coupling the first pad to the second pad.
 - 2. The electronic structure of claim 1, wherein a coefficient of thermal expansion (CTE) of the organic substrate is between about 10 ppm/°C and about 18 ppm/°C.
 - 3. The electronic structure of claim 1, wherein P is between about .15 and about .75, wherein P is
 - defined as (C_{SOLDER} C_{ORGANIC})/(C_{SOLDER} C_{SEMI}), wherein C_{SOLDER} is a CTE of the solder member,
- 3 wherein $C_{ORGANIC}$ is a CTE of the organic substrate, and wherein C_{SEMI} is a CTE of the
- 4 semiconductor substrate.
- 4. The electronic structure of claim 1, wherein the organic substrate includes an organic material
- 2 selected from the group consisting of an epoxy, a polyimide, a polytetrafluoroethylene, and
- 3 combinations thereof.

- 5. The electronic structure of claim 1, wherein the solder member includes a controlled collapse
- 2 chip connection (C4) solder ball.
- 6. The electronic structure of claim 1, wherein the solder member includes a lead-tin alloy.

2	
3	
4	
5	
6	
7	
8	T 4 7 7
	Mrs. Marg. Berg. Store
	The state of the s

7. An electronic	etructure	comprising.
/. All cicculonic	Su ucture,	comprising.

a semiconductor substrate having a first electrically conductive pad thereon;
an organic substrate having a second electrically conductive pad thereon, wherein a
surface area of the first pad exceeds a surface area of the second pad;

a solder member electrically coupling the first pad to the second pad; and an underfill material between the semiconductor substrate and the organic substrate, wherein the underfill material encapsulates the solder member, and wherein the underfill material has an elastic modulus of at least about 1 gigapascal.

2

_				
0	Λ	alastuania	atmiatries	comprising:
^	AII	electronic	SITUCUITE.	COMBUININE.
•		OTOOK OTHE		A 0 111 b 1 40 441 D.

- a semiconductor chip having a first electrically conductive pad thereon;
- an organic chip carrier having a second electrically conductive pad thereon, wherein a
- 4 surface area of the first pad exceeds a surface area of the second pad;
- a solder member electrically coupling the first pad to the second pad; and
- an underfill material between the semiconductor chip and the organic chip carrier,
 - wherein the underfill material encapsulates the solder member, and wherein the underfill material

has an elastic modulus of at least about 1 gigapascal.

1	9. An electronic structure,	comprising
	,	7 ~

- 2 a semiconductor substrate having a first electrically conductive pad thereon;
- an organic substrate having a second electrically conductive pad thereon, wherein a
- 4 surface area of the first pad exceeds a surface area of the second pad by a factor of at least about
- 5 1.2; and
- a solder member electrically coupling the first pad to the second pad.

1	10. An electronic structure	, comprising:
---	-----------------------------	---------------

- 2 a semiconductor substrate having a first electrically conductive pad thereon;
- an organic substrate having a second electrically conductive pad thereon, wherein a
- 4 surface area of the first pad exceeds a surface area of the second pad by a factor between about
- 5 1.1 and about 1.3; and
- a solder member electrically coupling the first pad to the second pad.

1 11. An electronic structure, co	mprising
-----------------------------------	----------

- 2 a semiconductor substrate having a first electrically conductive pad thereon;
- an organic substrate having a second electrically conductive pad thereon, wherein a
- 4 surface area of the first pad exceeds a surface area of the second pad by a factor between about
- 5 1.3 and about 2.0; and
- a solder member electrically coupling the first pad to the second pad.

- 12. An electronic structure, comprising: 1
- a semiconductor substrate having a first electrically conductive pad thereon; 2
- an organic substrate having a second electrically conductive pad thereon; and 3
- a solder member electrically coupling the first pad to the second pad, wherein a
- distance from a centerline of the solder member to a closest lateral edge of the semiconductor 5
- substrate is at least about 0.25 mm. 6
- 1 13. The electronic structure of claim 12, wherein a coefficient of thermal expansion (CTE) of the organic substrate is between about 10 ppm/°C and about 18 ppm/°C.
- 14. The electronic structure of claim 12, wherein P is between about .15 and about .75, wherein P is defined as $(C_{SOLDER} - C_{ORGANIC})/(C_{SOLDER} - C_{SEMI})$, wherein C_{SOLDER} is a CTE of the solder member, wherein $C_{ORGANIC}$ is a CTE of the organic substrate, and wherein C_{SEMI} is a CTE of the semiconductor substrate.
- 15. The electronic structure of claim 12, wherein the organic substrate includes an organic 1
- material selected from the group consisting of an epoxy, a polyimide, a polytetrafluoroethylene, 2
- and combinations thereof. 3
- 16. The electronic structure of claim 12, wherein the solder member includes a controlled 1
- collapse chip connection (C4) solder ball. 2

17. The electronic structure of claim 12, wherein the solder member includes a lead-tin alloy.

4	
5	
6	
7	
	Z)
Ĭ	ij
n	M
フ	Į,
	Ħ
	J
	ŧ
	1
	1
	T.
	<u></u>
	j ssain

2

3

12 4	n ele	ectronic	structure	comprising:
10. 7	\mathbf{x}		Du uviui v	OOTTIDITION

a semiconductor chip having a first electrically conductive pad thereon;

an organic chip carrier having a second electrically conductive pad thereon;

a solder member electrically coupling the first pad to the second pad, wherein a distance from a centerline of the solder member to a closest lateral edge of the semiconductor substrate is at least about 0.25 mm; and

an underfill material between the semiconductor chip and the organic chip carrier, wherein the underfill material encapsulates the solder member, and wherein the underfill material has an elastic modulus of at least about 1 gigapascal.

3	
4	
5	
6 7	
8	Seed Heap H. H.
9	in in
	Har Warp Staff
	THE WAS THE TOTAL

2

10	۸	alaatrania	ctmicture	comprising.
19.	All	electionic	Structure,	comprising:

a semiconductor substrate having a first electrically conductive pad thereon;

an organic substrate having a second electrically conductive pad thereon;

a solder member electrically coupling the first pad to the second pad, wherein a distance from a centerline of the solder member to a closest lateral edge of the semiconductor substrate is at least about 0.25 mm; and

an underfill material between the semiconductor substrate and the organic substrate, wherein the underfill material encapsulates the solder member, and wherein the underfill material has an elastic modulus of at least about 1 gigapascal.

20	An	electronic	structure.	comprising:
20.	∠ 111	CICCHOING	ou acture,	00111P11011-0

a semiconductor substrate having a first electrically conductive pad thereon;
an organic substrate having a second electrically conductive pad thereon; and
a solder member electrically coupling the first pad to the second pad, wherein a
distance from a centerline of the solder member to a closest lateral edge of the semiconductor
substrate is at least about 0.40 mm.

- 21. A method of forming an electronic structure, comprising: 1
- forming a semiconductor substrate having a first electrically conductive pad thereon; 2
- forming an organic substrate having a second electrically conductive pad thereon, 3
- wherein a surface area of the first pad exceeds a surface area of the second pad; and 4
- electrically coupling, by use of a solder member, the first pad to the second pad. 5
- 22. The method of claim 21, wherein a coefficient of thermal expansion (CTE) of the organic 1 substrate is between about 10 ppm/°C and about 18 ppm/°C.
 - 23. The method of claim 21, wherein P is between about .15 and about .75, wherein P is defined as $(C_{SOLDER} - C_{ORGANIC})/(C_{SOLDER} - C_{SEMI})$, wherein C_{SOLDER} is a CTE of the solder member, wherein $C_{ORGANIC}$ is a CTE of the organic substrate, and wherein C_{SEMI} is a CTE of the semiconductor substrate.
- 24. The method of claim 21, wherein the organic substrate includes an organic material selected 1 from the group consisting of an epoxy, a polyimide, a polytetrafluoroethylene, and combinations 2
- 3 thereof.
- 25. The method of claim 21, wherein the solder member includes a controlled collapse chip 1
- connection (C4) solder ball. 2

26. The method of claim 21, wherein the solder member includes a lead-tin alloy.

2

			~						
77	Δ	method	Λť	forming	วท	electronic	structure	COM	nricino.
41.	Γ	momou	VΙ	1011111111	au.	CICCHOINC	Su uctui c	, 00111	OT 101112-0

forming a semiconductor chip having a first electrically conductive pad thereon;

forming an organic chip carrier having a second electrically conductive pad thereon,

wherein a surface area of the first pad exceeds a surface area of the second pad;

electrically coupling, by use of a solder member, the first pad to the second pad; and

placing an underfill material between the semiconductor chip and the organic chip carrier,

wherein the underfill material encapsulates the solder member, and wherein the underfill material

has an elastic modulus of at least about 1 gigapascal.

2

3

4

			_			• . •		
70	Λ.	mathad	\sim +	torming	an	alantrania	ctructura	comprising:
ZO.	м	HIGHIOU	OI	1011111112	an	CICCUOINC	saucture.	COMBUISHIE.
		**** **** ***						

forming a semiconductor substrate having a first electrically conductive pad thereon;

forming an organic substrate having a second electrically conductive pad thereon,

wherein a surface area of the first pad exceeds a surface area of the second pad;

electrically coupling, by use of a solder member, the first pad to the second pad; and

placing an underfill material between the semiconductor substrate and the organic

substrate, wherein the underfill material encapsulates the solder member, and wherein the

underfill material has an elastic modulus of at least about 1 gigapascal.

		.1 1	_						
1	79 A	method	Λt	torming	ลท	structure,	-com	nrising	۲.
ι	41.1		~ 1	TOTITITIE	···	ou acture,		~~~~	٠,

- forming a semiconductor substrate having a first electrically conductive pad thereon;
- forming an organic substrate having a second electrically conductive pad thereon,
- wherein a surface area of the first pad exceeds a surface area of the second pad by a factor of at
- 5 least about 1.2; and
- 6 electrically coupling, by use of a solder member, the first pad to the second pad.

30. A method of forming an electronic structure, compris	sing
--	------

- forming a semiconductor substrate having a first electrically conductive pad thereon;
- forming an organic substrate having a second electrically conductive pad thereon,
- 4 wherein a surface area of the first pad exceeds a surface area of the second pad by a factor
- 5 between about 1.1 and about 1.3; and
 - electrically coupling, by use of a solder member, the first pad to the second pad.

			• . •		
21	A method of	torming on	alactronic	ctructura	comprising
31.	A Inclidu of	ionining an	CICCHOILC	Su ucture.	COMBINISHE

- forming a semiconductor substrate having a first electrically conductive pad thereon;
- forming an organic substrate having a second electrically conductive pad thereon,
- 4 wherein a surface area of the first pad exceeds a surface area of the second pad by a factor
- 5 between about 1.3 and about 2.0; and
- 6 electrically coupling, by use of a solder member, the first pad to the second pad.

- 32. A method of forming an electronic structure, comprising: 1
- forming a semiconductor substrate having a first electrically conductive pad thereon; 2
- forming an organic substrate having a second electrically conductive pad thereon; and 3
- electrically coupling, by use of a solder member, the first pad to the second pad, wherein
- a distance from a centerline of the solder member to a closest lateral edge of the semiconductor 5
- 6 substrate is at least about 0.25 mm.
- 33. The method of claim 32, wherein a coefficient of thermal expansion (CTE) of the organic substrate is between about 10 ppm/°C and about 18 ppm/°C.
- 34. The method of claim 32, wherein P is between about .15 and about .75, wherein P is defined as $(C_{SOLDER} - C_{ORGANIC})/(C_{SOLDER} - C_{SEMI})$, wherein C_{SOLDER} is a CTE of the solder member, wherein C_{ORGANIC} is a CTE of the organic substrate, and wherein C_{SEMI} is a CTE of the 4 semiconductor substrate.
- 35. The method of claim 32, wherein the organic substrate includes an organic material selected 1
- from the group consisting of an epoxy, a polyimide, a polytetrafluoroethylene, and combinations 2
- 3 thereof.
- 36. The method of claim 32, wherein the solder member includes a controlled collapse chip 1
- connection (C4) solder ball. 2

37. The method of claim 32, wherein the solder member includes a lead-tin alloy.

38	A method	of forming a	n electronic	ctructure	comprising
JO.	A momou	of forming a		su acture,	comprising

forming a semiconductor chip having a first electrically conductive pad thereon; forming an organic chip carrier having a second electrically conductive pad thereon; electrically coupling, by use of a solder member, the first pad to the second pad, wherein a distance from a centerline of the solder member to a closest lateral edge of the semiconductor substrate is at least about 0.25 mm; and

placing an underfill material between the semiconductor chip and the organic chip carrier, wherein the underfill material encapsulates the solder member, and wherein the underfill material has an elastic modulus of at least about 1 gigapascal.

2

39	A	method	of	forming	an	electronic	structure.	com	prising:
3).	7.7	mounou	O1	1011111115	u	CICCUIOING	Dir acture,		P***************

forming a semiconductor substrate having a first electrically conductive pad thereon;

forming an organic substrate having a second electrically conductive pad thereon;

electrically coupling, by use of a solder member, the first pad to the second pad, wherein a distance from a centerline of the solder member to a closest lateral edge of the semiconductor substrate is at least about 0.25 mm; and

placing an underfill material between the semiconductor substrate and the organic substrate, wherein the underfill material encapsulates the solder member, and wherein the underfill material has an elastic modulus of at least about 1 gigapascal.

40. A method of forming an electronic structure, comprisi	hod of forming an electronic structure,	comprising
---	---	------------

forming a semiconductor substrate having a first electrically conductive pad thereon;
forming an organic substrate having a second electrically conductive pad thereon; and
electrically coupling, by use of a solder member, the first pad to the second pad, wherein
a distance from a centerline of the solder member to a closest lateral edge of the semiconductor
substrate is at least about 0.40 mm.